
R
Detailed Description
21. 10/100/1000 Tri-Speed Ethernet PHY
The ML405 evaluation platform contains a Marvell Alaska PHY device (88E1111) operating
at 10/100/1000 Mb/s ( Table 1-13 ). The board supports MII, GMII, RGMII, and SGMII
interface modes with the FPGA. The PHY is connected to a Halo HFJ11-1G01E RJ-45 (or
compatible) connector with built-in magnetics. A 25-MHz crystal supplies the clock signal
to the PHY. The PHY is configured to default at power-on or reset to the settings shown in
Table 1-19, page 31 . These settings can be overwritten via software, except PHYADR[4:0].
Table 1-13:
Board Connections for PHY Configuration Pins
Config Pin
CONFIG0
CONFIG1
CONFIG2
CONFIG3
CONFIG4
CONFIG5
CONFIG6
Connection on
Board
VCC 2.5V
Ground
VCC 2.5V
VCC 2.5V
VCC 2.5V
VCC 2.5V
LED_RX
Bit[2] Definition and
Value
PHYADR[2] = 1
ENA_PAUSE = 0
ANEG[3] = 1
ANEG[0] = 1
HWCFG_MODE[2] = 1
DIS_FC = 1
SEL_BDT = 0
Bit[1] Definition and
Value
PHYADR[1] = 1
PHYADR[4] = 0
ANEG[2] = 1
ENA_XC = 1
HWCFG_MODE[1] = 1
DIS_SLEEP = 1
INT_POL = 1
Bit[0] Definition and Value
PHYADR[0] = 1
PHYADR[3] = 0
ANEG[1] = 1
DIS_125 = 1
HWCFG_MODE[0] = 1
HWCFG_MODE[3] = 1
75/50 Ω = 0
Jumpers J48, J49, and J57 allow the user to select the default interface that the PHY uses
( Table 1-14 ). The interface can also be changed via MDIO commands.
Table 1-14:
PHY Default Interface Mode
Jumper Settings
Mode
GMII/MII
J48
J49
J57
to copper
Jumper over pins 1-2
Jumper over pins 1-2
No jumper
(default)
SGMII to copper,
no clock
RGMII
ML405 Evaluation Platform
Jumper over pins 2-3
Jumper over pins 1-2
Jumper over pins 2-3
No jumper
No jumper
Jumper on
25
UG210 (v1.5.1) March 10, 2008